

TECHNICAL MANUAL

**ORGANIZATIONAL MAINTENANCE MANUAL
RADAR INTERFACE EQUIPMENT MAINTENANCE
EXPANDED TROUBLESHOOTING
(LOGIC DIAGRAM MAINTENANCE TABLES)**

**GUIDED MISSILE
AIR DEFENSE SYSTEM
AN/TSQ-73**

TECHNICAL MANUAL
No. 9-1430-655-20-3-2 . }

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, D. C., 10 July 1984

ORGANIZATIONAL MAINTENANCE MANUAL
RADAR INTERFACE EQUIPMENT MAINTENANCE

EXPANDED TROUBLESHOOTING
(LOGIC DIAGRAM MAINTENANCE TABLES)

GUIDED MISSILE AIR DEFENSE SYSTEM
AN/TSQ-73

REPORTING OF ERRORS

You can help improve this publication. If you find any mistakes, or if you know of a way to improve the procedures, please let us know. Mail your letter, DA Form 2028 (Recommended Changes to Publications and Blank Forms), or DA Form 2028-2 located in back of this manual direct to: Commander, U. S. Army Missile Command, ATTN: AMSMI-LC-ME-P, Redstone Arsenal, AL 35898-5238. A reply will be furnished to you.

TABLE OF CONTENTS

Chapter		Page
	LIST OF ILLUSTRATIONS	iv
	LIST OF TABLES.....	xiii
VOLUME 2 (TM 9-1430-655-20-3-2)		
5	RADAR INTERFACE EQUIPMENT EXPANDED TROUBLESHOOTING.	5-1
Section I.	INTRODUCTION	5-1
5-1	Scope.....	5-1
5-2	Expanded Troubleshooting Concept.....	5-1
5-3	Troubleshooting Aids	5-1
5-4	Physical Description.....	5-1
5-5	Circuit Card Location Index Tables and Key Signal Lookup Tables.....	5-3
VOLUME 3 (TM 9-1430-655-20-3-3)		
Section I.	OVERALL THEORY	5-565
5-6	Overall Functional Description	5-565
5-7	Logic Theory Presentation	5-567
Section III.	VIDEO PROCESSOR UNIT 1	5-568
5-8	General	5-568
5-9	Constant False Alarm Rate Unit Detailed Description	5-569
5-10	Automatic Clutter Mapper Detailed Description	5-574
5-11	Built-In Test Equipment Detailed Description	5-584

TABLE OF CONTENTS-Continued

	Page
Section IV. VIDEO PROCESSOR UNIT 2	5-588
5-12 General	5-588
5-13 Target Processor Unit.....	5-588
5-14 Memory Multiplexer.....	5-588
5-15 Report Buffer.....	5-589
5-16 Target Processor Unit Detailed Description.....	5-591
Section V. RADAR INTEGRATION UNIT 1	5-608
5-17 General	5-608
5-18 Input/Output Buffer.....	5-608
5-19 Video Distribution Unit	5-613
5-20 Range Synchronizer Unit	5-614
5-21 Target Detection Unit.....	5-616
Section VI. RADAR INTEGRATION UNIT 2	5-619
5-22 General	5-619
5-23 Synchro-To-Digital Converter	5-619
5-24 Digital Interface Unit.....	5-626
5-25 IFF Interface Unit	5-628
5-26 Controller Synchronizer.....	5-628
5-27 Reply Detection Unit	5-631
5-28 Target Start Unit.....	5-633
Section VII. 16K MEMORY UNIT	5-637
5-29. General	5-637
Section VIII. VIDEO SIMULATOR UNIT	
5-30 General	5-638
5-31 IOX Interface.....	5-645
5-32 VSU Bite	5-646
Section IX. RIE INTERFACE.....	5-646
5-33 RIE/Radar Interface	5-646
5-34 RIE/IFF Interface.....	5-649
5-35 RIE/Display Console Interface.....	5-651
5-36. RIE Azimuth Inputs From Radar	5-651
5-37. ADPE/RIE Interface	5-651
Section X. MESSAGE FORMATS.....	5-651
5-38. General	5-651
Section XI. POWER DISTRIBUTION	5-666
5-39. General	5-666

TABLE OF CONTENTS-Continued

	Page
Section XII. CABLING AND FRONT PANEL SCHEMATIC DIAGRAMS	5-753
5-40 Cabling Diagrams	5-753
5-41 Front Panel Schematics	5-753
Section XIII. GLOSSARY OF TERMS	5-753
5-42. General	5-753
VOLUME 4 (TM 9-1430-655-20-3-4)	
Section XIV. VIDEO PROCESSOR UNITS	5-755
5-45 General	5-755
5-46 Logic Diagrams	5-755
5-47 Using Logic Diagrams	5-755
VOLUME 5 (TM 9-1430-655-30-3-5)	
Section XV. RADAR INTEGRATION UNITS	5-775
5-48 General	5-775
5-49 Logic Diagrams	5-775
5-50 Using Logic Diagrams	5-775
VOLUME 6 (TM 9-1430-655-20-3-6)	
Section XVI. VIDEO PROCESSOR UNITS	5-789
5-51 General	5-789
5-52 Logic Diagrams	5-789
5-53 Using Logic Diagrams	5-789
VOLUME 7 (TM 9-1430-655-20-3-7)	
Section XIV. RADAR INTERFACE EQUIPMENT	5-801
5-54 General	5-801
5-55 Physical Description	5-801

LIST OF ILLUSTRATIONS

Figure	Title	Page
VOLUME 2 (TM 9-1430-655-20-3-2)		
5-1	Radar Interface Equipment Major Units and Assemblies.....	5-2
VOLUME 3 (TM 9-1430-655-20-3-3)		
FO-0.01	RIE Block Diagram	FP-1
FO-0.02	Logic Element Designations	FP-3
FO-0.03	VPU-1 Block Diagram.....	FP-9
FO-0.04	CFAR General Block Diagram.....	FP-11
FO-0.05	Modulo-Eight Timing Diagram	FP-13
FO-0.06	Modulo-Six Timing Diagram	FP-15
FO-0.07	Simplified Quantizer Operation.....	FP-17
FO-0.08	Decade Loop and Test Loop Simplified Block Diagram	FP-19
FO-0.09	CFAR BITE Register Input/Output.....	FP-21
FO-0.10	ACM General Diagram	FP-23
FO-0.11	ACM Primary Timing Flow Chart.....	FP-31
FO-0.12	Dead-Time Counter Timing	FP-33
FO-0.13	Live-Time Read/Write Request Generation	FP-35
FO-0.14	Dead-Time Read/Write Request Generation	FP-37
FO-0.15	Address Controller Timing Diagram (Normal Sweep)	FP-39
FO-0.16	Address Controller Timing Diagram (Beamwidth Change Sweep)	FP-41
FO-0.17	Address Controller Timing Diagram (North Pulse Change)	FP-43
FO-0.18	RC/CC Ratio Generation	FP-45
FO-0.19	Initialize Map Timing Diagram	FP-47
FO-0.20	Typical Manually Mapped Sector.....	FP-49
FO-0.21	Manual Mapping Best-Fit Technique.....	FP-51
FO-0.22	Manual Gate Control Word.....	FP-53
FO-0.23	Manual Mapping Timing Diagram.....	FP-55
FO-0.24	Clutter Cell Sequential Test.....	FP-57
FO-0.25	ACM Mode States.....	FP-59
FO-0.26	State Register Processing	FP-65
FO-0.27	Overlap Options.....	FP-67
FO-0.28	ACM Bite Panel and Signal Register Block Diagram	FP-69
FO-0.29	Memory Test Controller Write/Read Cycle Timing	FP-71
FO-0.30	Memory Test Functional Block Diagram	FP-73
FO-0.31	BITE General Functional Block Diagram.....	FP-75
FO-0.32	Start/Stop Control Timing (Control Register Instruction)	FP-77
FO-0.33	Multiplexer Monitor Selection.....	FP-79
FO-0.34	BITE Control Instruction Word.....	FP-81
FO-0.35	Stop Conditions Timing Diagram.....	FP-83
FO-0.36	VPU-2 Block Diagram.....	FP-85
FO-0.37	Memory Multiplexer Block Diagram.....	FP-87
FO-0.38	Report Buffer Block Diagram.....	FP-89
FO-0.39	Report Buffer Control Circuit Timing Diagram.....	FP-91
FO-0.40	TPU Block Diagram	FP-93
FO-0.41	TPU Flow Diagram	FP-101
FO-0.42	Azimuth Load and Control Timing	FP-105
FO-0.43	IFF/Radar Sweep Offset Compare and Correction Timing	FP-107
FO-0.44	Mode Control Logic Sequence	FP-109
FO-0.45	Mode Counter and Control Timing	FP-111

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
FO-0.46	Queue Timing and IFF Synchronizer.....	FP-113
FO-0.47	Read/Write Memory Timing.....	FP-115
FO-0.48	Radar and IFF Beamsplit Timing.....	FP-117
FO-0.49	Report Buffer Interface Timing.....	FP-119
FO-0.50	Multiplexer Formats (Main MUX).....	FP-121
FO-0.51	Multiplexer Formats (AUX MUX).....	FP-123
FO-0.52	RIU-I Block Diagram.....	FP-125
FO-0.53	Input/Output Buffer Functional Block Diagram.....	FP-127
FO-0.54	Input Data Timing Sequence.....	FP-129
FO-0.55	ITR Command Processing.....	FP-131
FO-0.56	OFR Command Processing.....	FP-133
FO-0.57	Video Distribution Block Diagram.....	FP-135
FO-0.58	Range Synchronizer Unit Functional Block Diagram.....	FP-137
FO-0.59	Special Clock Generator Timing.....	FP-139
FO-0.60	Pretrigger Shaper and Stretcher Timing Diagram.....	FP-141
FO-0.61	PW Selection Variables.....	FP-143
FO-0.62	Range Count Vs Range.....	FP-145
FO-0.63	Range Count Vs Pretrigger.....	FP-147
FO-0.64	Target Detection Unit Functional Block Diagram.....	FP-149
FO-0.65	TDU-A Timing.....	FP-151
FO-0.66	RIU-2 Block Diagram.....	FP-153
FO-0.67	Synchro-To-Digital Converter Block Diagram.....	FP-155
FO-0.68	Digital Interface Unit Block Diagram.....	FP-157
FO-0.69	TPS-32 Data Storage and Output Timing Diagram.....	FP-159
FO-0.70	TPS-32 Data Fields.....	FP-161
FO-0.71	TPS-43 Data Fields.....	FP-163
FO-0.72	Control Synchronizer Block Diagram.....	FP-165
FO-0.73	Reply Detection Unit Block Diagram.....	FP-167
FO-0.74	Target Start Unit Block Diagram.....	FP-169
FO-0.75	16K Memory Unit Block Diagram.....	FP-171
FO-0.76	16K Memory Unit Timing Diagram.....	FP-173
FO-0.77	Video Simulator Block Diagram.....	FP-175
FO-0.78	State Flow Diagram.....	FP-177
FO-0.79	Input Data Timing Sequence.....	FP-179
FO-0.80	ITR, DEV and OFR Output Sequence Flow Diagram.....	FP-181
FO-0.81	Power On/Off Interlocking.....	FP-183
FO-0.82	MTS Override Interconnection.....	FP-185

VOLUME 4 (TM 9-1430-655-20-3-4)

5-2	Video Processor Unit 1A1A1AS Bay 1, Component Location.....	5-755
5-3	Video Processor Unit 1A1AIAS Bay 2, Component Location.....	5-756
FO-1	CFAR Modulo-Eight Counter Logic Diagram.....	
FO-2	CFAR Modulo-Six Counter Logic Diagram.....	
FO-3	CFAR Quantizers Logic Diagram.....	
FO-4	CFAR Quantizers Input Registers Logic Diagram.....	
FO-5	CFAR Jam Strobe Detector Logic Diagram.....	
FO-6	CFAR 10K Counter Logic Diagram.....	
FO-7	CFAR Decode Loop Read Register/LED Holding Register Logic Diagram.....	
FO-8	CFAR RAM Write Register/Multiplexer Logic Diagram.....	

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
FO-9	CFAR RAM Logic Diagram.....	
FO-10	CFAR PROM Address Switch Multiplexer Logic Diagram.....	
FO-11	CFAR Quantizer D/A Registers Logic Diagram.....	
FO-12	CFAR D/A Loop Adder Logic Diagram.....	
FO-13	CFAR PROM Logic Diagram.....	
FO-14	CFAR BITE Register Logic Diagram	
FO-15	ACM Interface BUFFERS Logic Diagram.....	
FO-16	ACM Dead Time Counter Logic Diagram.....	
FO-17	ACM Read/Write Request and Clutter Cell Counter Logic Diagram	
FO-18	ACM Address Controller Logic Diagram.....	
FO-19	ACM Initialize Map Logic Diagram	
FO-20	ACM Maximum K Calculator Logic Diagram	
FO-21	ACM RC/CC Counter Logic Diagram	
FO-22	ACM F-Counter Logic Diagram	
FO-23	ACM Manual Gate Register Logic Diagram	
FO-24	ACM Azimuth Manual Gate Comparator Logic Diagram.....	
FO-25	ACM Range Manual Gate Comparator Logic Diagram	
FO-26	ACM Current Address Counter Logic Diagram	
FO-27	ACM Past and Future Address Generation Logic Diagram.....	
FO-28	ACM Last Sector-Future Address Counter Logic Diagram	
FO-29	ACM Last Sector Storage Logic Diagram	
FO-30	ACM First Sector-Past Address Counter/Register Logic Diagram	
FO-31	ACM Memory Address Gating Logic Diagram.....	
FO-32	Deleted	
FO-33	ACM Beamwidth Pulse Generator Logic Diagram	
FO-34	ACM Hits/Beamwidth Calculator Logic Diagram	
FO-35	ACM Sample/Scan Control Logic Diagram	
FO-36	ACM PROM Logic Diagram	
FO-37	ACM Map Increment/Decrement Logic Diagram.....	
FO-38	ACM Quantizers Logic Diagram	
FO-39	ACM Video Gating Logic Diagram	
FO-40	ACM State Counter Update Logic Diagram	
FO-41	ACM Clutter Cell Update Logic Diagram	
FO-42	ACM Memory Write Register Logic Diagram	
FO-43	ACM Current State Register Logic Diagram.....	
FO-44	ACM Future State Register Logic Diagram	
FO-45	ACM Past State Register Logic Diagram	
FO-46	ACM Read Register Logic Diagram	
FO-47	ACM Two-Mode Overlap Controller Logic Diagram	
FO-48	ACM Three-Mode Overlap Controller Logic Diagram.....	
FO-49	ACM Overlap Controller Logic Diagram	
FO-50	ACM Signal and Panel BITE Registers Logic Diagram.....	
FO-51	ACM Memory Test Controller Logic Diagram.....	
FO-52	BITE Start/Stop Control Logic Diagram	
FO-53	BITE Input Buffer Logic Diagram	
FO-54	BITE ITR Buffer Logic Diagram.....	
FO-55	BITE Instruction Decode Logic Diagram	
FO-56	BITE Monitor Timing Logic Diagram	
FO-57	BITE Control Register Logic Diagram	
FO-58	BITE Program Clock Counter Logic Diagram.....	

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
FO-59	BITE Stop Conditions Logic Diagram	
FO-60	Memory Multiplexer Control Unit Logic Diagram	
FO-61	Memory Multiplexer Data in Buffer Logic Diagram	
FO-62	Memory Multiplexer Parity Generator Logic Diagram	
FO-63	Memory Multiplexer Address Multiplexer Logic Diagram	
FO-64	Memory Multiplexer Data Buffer Logic Diagram	
FO-65	Memory Multiplexer Parity Checker Logic Diagram	
FO-66	Report Buffer Input Control Logic Diagram	
FO-67	Report Buffer Output Control Logic Diagram	
FO-68	Report Buffer Data Multiplexer Logic Diagram	
FO-69	Report Buffer Write Counter Logic Diagram	
FO-70	Report Buffer Read Counter Logic Diagram	
FO-71	Report Buffer Address Multiplexer Logic Diagram	
FO-72	Report Buffer Memory Evaluation Logic Diagram	
FO-73	Report Buffer Target Report RAM Logic Diagram	
FO-74	Report Buffer Stored Data Output Register Logic Diagram	
FO-75	Report Buffer BITE Register Logic Diagram	
FO-76	TPU Azimuth Load Control Timing Counter Logic Diagram	
FO-77	TPU Master Clear Ground Sources and Target Loss Logic Diagram	
FO-78	TPU Sweep/Sample Clocks Logic Diagram	
FO-79	TPU Azimuth Holding Register Logic Diagram	
FO-80	TPU IFF/Radar Sweep Compare and Correction Logic Diagram	
FO-81	TPU IFF/Radar Offset and Correction Logic Diagram	
FO-82	TPU Mode Counter and Control Logic Diagram	
FO-83	TPU Queue Timing and IFF Data Synchronizer Logic Diagram	
FO-84	TPU Queue Register Transfer Control Logic Diagram	
FO-85	TPU Queue Input Multiplexing and Registers Logic Diagram	
FO-86	TPU IFF Range Compare Logic Diagram	
FO-87	TPU + Delta Generator Logic Diagram	
FO-88	TPU Radar Range Compare Logic Diagram	
FO-89	TPU Range Resolution and Memory Compare Logic Diagram	
FO-90	TPU Range Resolution Correlation Test and Compare Results Logic Diagram	
FO-91	TPU PROM Address-Encode Logic Diagram	
FO-92	TPU PROM Logic Diagram	
FO-93	TPU PROM Decoding Logic Diagram	
FO-94	TPU Radar Start and Restore Logic Diagram	
FO-95	TPU Read/Write Memory Cycle Control Logic Diagram	
FO-96	TPU Inhibit Normal Cycle Logic Diagram	
FO-97	TPU Radar/IFF Miss Logic Diagram	
FO-98	TPU Radar/IFF Miss Fields Logic Diagram	
FO-99	TPU New Code Generation Logic Diagram	
FO-100	TPU IFF/IF Code Validation Logic Diagram	
FO-101	TPU 4T Confirmation Logic Diagram	
FO-102	TPU C-BIT Conversion Logic Diagram	
FO-103	TPU Sequential Test Adders and Mode 4 Processing Logic Diagram	
FO-104	TPU Report Buffer Mode Validation and Mode 4 Test Results Logic Diagram	
FO-105	TPU Mode 4 Valid, Reject and Jam Detect Logic Diagram	
FO-106	TPU Radar and IFF Beamsplit Cycle Logic Diagram	
FO-107	TPU IFF Radar Multiplexer Logic Diagram	
FO-108	TPU Beamsplit Azimuth Multiplexer Subtractor Logic Diagram	

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
FO-109	TPU Azimuth Min/Max Width Comparator Logic Diagram	
FO-110	TPU Radar/IFF Azimuth Correlation Logic Diagram	
FO-111	TPU Report Buffer Interface Logic Diagram	
FO-112	TPU Processed/Display Video Logic Diagram	
FO-113	TPU Memory Multiplexers Logic Diagram	
FO-114	TPU Data Exchange Register Logic Diagram	
FO-115	TPU Memory Register Logic Diagram	
FO-116	TPU Memory Data Register Logic Diagram	
FO-117	TPU Memory Register Extension Bits and Cancel Target Logic Diagram	
FO-118	TPU Memory Address Logic Diagram	
FO-119	TPU Memory Full and Error Logic Diagram	
FO-120	TPU Azimuth Compare Logic Diagram	
FO-121	TPU Radar/IFF Range Compare Logic Diagram	
FO-122	TPU Test Control Logic Diagram	
FO-123	TPU Sweep/Azimuth Test Logic Diagram	
FO-124	TPU Sweep Miss/Garble Control Test Logic Diagram	
FO-125	TPU BITE Registers and Output Multiplexers Logic Diagram	
VOLUME 5 (TM 9-1430-655-20-3-5)		
5-4	Radar Integration Unit 1AIAIA4 Bay 1, Component Location	5-775
5-5	Radar Integration Unit 1AIAIA4 Bay 2, Component Location	5-776
FO-126	IOB Input Register and Interface Circuits Logic Diagram	
FO-127	IOB Function Commands Logic Diagram	
FO-128	IOB Parity Generation Checker Logic Diagram	
FO-129	IOB Command Control Logic Diagram	
FO-130	IOB Data Output Strobe Generator Logic Diagram	
FO-131	IOB Interrupt Register Logic Diagram	
FO-132	IOB I/O Logic Diagram	
FO-133	IOB OFR Data, Address and Clock Logic Diagram	
FO-134	IOB Devise Interrupt and Reset Control Logic Diagram	
FO-135	IOB Status 1 Error Register and Control Logic Diagram	
FO-136	IOB Status 2,3, and 4 Error Register Logic Diagram	
FO-137	IOB Automatic Gate Multiplexer Logic Diagram	
FO-138	IOB Input/Output Data Multiplexer Logic Diagram	
FO-139	VDU Holding Registers Logic Diagram	
FO-140	VDU Special Video Select and IFF Decode Logic Diagram	
FO-141	VDU Video Selection and Decoding Logic Diagram	
FO-142	VDU Video Mixers Logic Diagram	
FO-143	RSU Special Clock Generator	
FO-144	RSU Pretrigger/Range Zero Stretcher Logic Diagram	
FO-145	RSU Pretrigger Alignment Logic Diagram	
FO-146	RSU Range Zero/Range Max Decode Logic Diagram	
FO-147	RSU Variable Frequency Divider Logic Diagram	
FO-148	RSU Range Counter Logic Diagram	
FO-149	RSU Radar Clock Generator Logic Diagram	
FO-150	RSU TPS-32/Clutter Clock Generator Logic Diagram	
FO-151	TDU-A Timing Logic Diagram	
FO-152	TDU-B Timing Logic Diagram	
FO-153	TDU MTI/Normal Matrix Gating Logic Diagram	

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
FO-154	TDU-A Write Register Logic Diagram	
FO-155	TDU-B Write Register Logic Diagram	
FO-156	TDU-A RAM Address Counter Logic Diagram	
FO-157	TDU-A RAM Chip Selection Logic Diagram	
FO-158	TDU-B RAM Chip Selection Logic Diagram	
FO-159	TDU-B RAM. Addressing Counter Logic Diagram	
FO-160	TDU PROM Logic Diagram	
FO-161	TDU Channel A RAM Logic Diagram	
FO-162	TDU Channel B RAM Logic Diagram	
FO-163	TDU-A Start/Stop Comparators Logic Diagram	
FO-164	TDU-B Start/Stop Comparators Logic Diagram	
FO-165	TDU BITE Register Logic Diagram	
FO-166	SDC Interface Logic Diagram	
FO-167	SDC Clock Generator Circuit Logic Diagram	
FO-168	SDC Phase Logic Diagram	
FO-169	SDC ANP/ACP Select Logic Diagram	
FO-170	SDC Frequency Doubler Logic Diagram	
FO-171	SDC BAMS Counter and Adder Logic Diagram	
FO-172	SDC ANP/ACP Logic Diagram	
FO-173	SDC Angle Mark Generator Logic Diagram	
FO-174	SDC Memory Address and Enable Logic Diagram	
FO-175	SDC BAMS Memory Logic Diagram	
FO-176	SDC Sine/Cosine Select Logic Diagram	
FO-177	SDC Sine Add/Subtract Logic Diagram	
FO-178	SDC Cosine Add/Subtract Logic Diagram	
FO-179	SDC Sine/Cosine Serial Output Logic Diagram	
FO-180	SDC BITE Register Logic Diagram	
FO-181	DIU Radar/Simulator Data Selection and Control Logic Diagram	
FO-182	DIU Module-26 Counter Logic Diagram	
FO-183	DIU Data Receive Detector Logic Diagram	
FO-184	DIU Data Registers Logic Diagram	
FO-185	IIU Clock and Initialization Logic Diagram	
FO-186	IIU Range and Azimuth Compare Logic Diagram	
FO-187	IIU Mode Sequencer and Gating Logic Diagram	
FO-188	IIU Adjustable Precision Time Delay Logic Diagram	
FO-189	IIU IFF Interface Circuit Logic Diagram	
FO-190	IIU Video Quantizer Logic Diagram	
FO-191	IIU Delay Lines Logic Diagram	
FO-192	IIU Emergency Decoders Logic Diagram	
FO-193	IIU Before and After Density PROM Logic Diagram	
FO-194	IIU Mode 4 Density Logic and Test Gate Generator Logic Diagram	
FO-195	IIU IFF Input Queue Logic Diagram	
FO-196	IIU IFF Range Comparator Logic Diagram	
FO-197	IIU Radar Range Comparator Logic Diagram	
FO-198	IIU Range and History Correlator Logic Diagram	
FO-199	IIU Memory Control Logic Diagram	
FO-200	IIU Target Start RAM Logic Diagram	
FO-201	IIU IFF Output Queue Logic Diagram	
FO-202	IIU Pulse Generator Logic Diagram	
FO-203	IIU Radar Output Queue Logic Diagram	

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
FO-204	IIU Input/Output Control Logic Diagram	
FO-205	IIU BITE Register and Control Logic Diagram	
VOLUME 6 (TM 9-1430-655-20-3-6)		
5-6	Single-Port 8K Memory Units 1A1A1A7 and 1A1A1A8, Component Location.....	5-790
5-7	Video Simulator Unit 1A1A1A3, Component Location	5-792
FO-206	16K Memory Logic Diagram	
FO-207	VSU Azimuth Digitizer Logic Diagram	
FO-208	VSU Range Digitizer Logic Diagram.....	
FO-209	VSU Temporary Storage Register Logic Diagram	
FO-210	VSU Target Generator Load Recirculate Control Logic Diagram.....	
FO-211	VSU Target Generator Azimuth Compare Logic Diagram	
FO-212	VSU Target Generator Range Compare Logic Diagram	
FO-213	VSU Temporary Storage Register Logic Diagram.....	
FO-214	VSU Target Generator Beam Shaping and Hit/Miss Control Logic Diagram	
FO-215	VSU Target Generator Pulse Width Output Control Logic Diagram	
FO-216	VSU ECM and Chaff Generator Load Control and Analog Output Gating Logic.....	
FO-217	VSU ECM and Chaff Generator Azimuth Storage Logic Diagram	
FO-218	VSU ECM and Chaff Generator Azimuth Compare Logic Diagram	
FO-219	VSU Chaff Generator Feather Control Logic Diagram	
FO-220	VSU Chaff Generator Range Storage and Control Logic Diagram	
FO-221	VSU Chaff Generation Output Amplitude Control Logic Diagram	
FO-222	VSU ECM Generator Output Gating Control Logic Diagram.....	
FO-223	VSU ECM Generator Output Amplitude Control Logic Diagram	
FO-224	VSU Pseudo Random Sequence Generator Logic Diagram.....	
FO-225	VSU Receiver Noise Generator Logic Diagram	
FO-226	VSU Filter Control Logic Diagram	
FO-227	VSU Timing and Logic Grounds Diagram	
FO-228	VSU Digital-to-Analog Converter and Mixing Logic Diagram	
FO-229	VSU IFF Simulation Range Digitizer and Common Timing Logic Diagram	
FO-230	VSU IFF Simulation Azimuth Compare Logic Diagram	
FO-231	VSU IFF Simulation Range Compare Target I Logic Diagram	
FO-232	VSU IFF Simulation Mod N and Mod 16 Sweep Counter Target 1 Logic Diagram.....	
FO-233	VSU IFF Simulation Mod 16 Code Bit Counter Target I Logic Diagram.....	
FO-234	VSU IFF Simulation Tag Generation Target 1 Logic Diagram	
FO-235	VSU IFF Simulation IFF Code Data and Hit/Miss Pattern Bits Target 1 Logic.....	
FO-236	VSU IFF Simulation Range Compare Target 2 Logic Diagram.....	
FO-237	VSU IFF Simulation Mod N and Mod 16 Sweep Counter Target 2 Logic Diagram.....	
FO-238	VSU IFF Simulation Mod 16 Code Bit Counter Target 2 Logic Diagram	
FO-239	VSU IFF Simulation IFF Tag Generation Target 2 Logic Diagram.....	
FO-240	VSU IFF Simulation IFF Code Data and Hit/Miss Pattern Bits Target 2 Logic Diagram.....	
FO-241	VSU IFF Simulation Range Compare Target 3 Logic Diagram.....	
FO-242	VSU IFF Simulation Mod N and Mod 16 Sweep Counter Target 3 Logic Diagram.....	
FO-243	VSU IFF Simulation Mod 16 Code Bit Counter Target 3 Logic Diagram.....	
FO-244	VSU IFF Simulation IFF Tag Generation Target 3 Logic Diagram.....	

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
FO-245	VSU IFF Simulation IFF Code Data and Hit/Miss Pattern Bits Target 3 Logic Diagram.....	
FO-246	VSU IFF Simulation Range Compare Target 4 Logic Diagram.....	
FO-247	VSU IFF Simulation Mod N and Mod 16 Sweep Counter Target 4 Logic Diagram.....	
FO-248	VSU IFF Simulation Mod 16 Code Bit Counter Target 4 Logic Diagram.....	
FO-249	VSU IFF Simulation IFF Tag Generation Target 4 Logic Diagram.....	
FO-250	VSU IFF Simulation IFF Code Data and Hit/Miss Pattern Bits Target 4 Logic Diagram.....	
FO-251	VSU IOX Interface Data Receive Logic Diagram	
FO-252	VSU IOX Interface Data Receive Control Logic Diagram	
FO-253	VSU IOX Interface State Counter Logic Diagram	
FO-254	VSU IOX Interface Data Request Control Logic Diagram	
FO-255	VSU IOX Interface Parity Generator Logic Diagram	
FO-256	VSU IOX Interface Clock Generator Logic Diagram	
FO-257	VSU IOX Interface Command Storage Logic Diagram	
FO-258	VSU IOX Interface Reset, Indicator, and Range Azimuth Buffers Logic Diagram	
FO-259	VSU BITE Multiplexing and Storage Logic Diagram	
FO-260	VSU BITE Strobe Generators Logic Diagram	

VOLUME 7 (TM 9-1430-655-20-3-7)

FO-261	Radar Interface Equipment Power Distribution Diagram.....	
FO-262	Signal Cabling Diagram	
FO-263	Video Simulator Unit/Radar Interface Equipment Cabling Interface Diagram.....	
FO-264	Power Cabling Diagram	
FO-265	RIE Front Panel I Schematic Diagram	
FO-266	RIE Front Panel II Schematic Diagram.....	
FO-267	Radar/Simulator Front Panel Schematic Diagram	
FO-268	Radar Interface Equipment Indiscriminate Connector Pins Diagram.....	
FO-269	Radar Interface Panel Connectors J001 and J020 Interconnection Diagram	
FO-270	Radar Interface Panel Connector J002 Interconnection Diagram.....	
FO-271	Radar Interface Panel Connector J003 Interconnection Diagram.....	
FO-272	Radar Interface Panel Connectors J004 and J058 Interconnection Diagram	
FO-273	Radar Interface Panel Connectors J005 and J086 Interconnection Diagram	
FO-274	Radar Interface Panel Connectors J006 and J009 Interconnection Diagram	
FO-275	Radar Interface Panel Connectors J012 and J072 Interconnection Diagram	
FO-276	Radar Interface Panel Connectors J013 and J043 Interconnection Diagram	
FO-277	Radar Interface Panel Connectors J014 and J044 Interconnection Diagram	
FO-278	Radar Interface Panel Connector J015 Interconnection Diagram.....	
FO-279	Radar Interface Panel Connector J016 Interconnection Diagram.....	
FO-280	Radar Interface Panel Connector J021 Interconnection Diagram.....	
FO-281	Radar Interface Panel Connector J023 Interconnection Diagram.....	
FO-282	Radar Interface Panel Connectors J024 and J084 Interconnection Diagram	
FO-283	Radar Interface Panel Connector J025 Interconnection Diagram.....	
FO-284	Radar Interface Panel Connectors J026 and J059 Interconnection Diagram	
FO-285	Radar Interface Panel Connectors J027 and J087 Interconnection Diagram	
FO-286	Radar Interface Panel Connector J028 Interconnection Diagram.....	
FO-287	Radar Interface Panel Connector J029 Interconnection Diagram.....	
FO-288	Radar Interface Panel Connector J030 Interconnection Diagram.....	
FO-289	Radar Interface Panel Connector J031 Interconnection Diagram.....	
FO-290	Radar Interface Panel Connectors J032 and J068 Interconnection Diagram	

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
FO-291	Radar Interface Panel Connectors J033 and J067 Interconnection Diagram	
FO-292	Radar Interface Panel Connector J034 Interconnection Diagram	
FO-293	Radar Interface Panel Connector J035 Interconnection Diagram	
FO-294	Radar Interface Panel Connector J036 Interconnection Diagram	
FO-295	Radar Interface Panel Connector J040 Interconnection Diagram	
FO-296	Radar Interface Panel Connectors J041 and J075 Interconnection Diagram	
FO-297	Radar Interface Panel Connectors J042 and J083 Interconnection Diagram	
FO-298	Radar Interface Panel Connector J045 Interconnection Diagram	
FO-299	Radar Interface Panel Connector J046 Interconnection Diagram	
FO-300	Radar Interface Panel Connector J047 Interconnection Diagram	
FO-301	Radar Interface Panel Connector J048 Interconnection Diagram	
FO-302	Radar Interface Panel Connectors J051 and J061 Interconnection Diagram	
FO-303	Radar Interface Panel Connectors J052 and J060 Interconnection Diagram	
FO-304	Radar Interface Panel Connectors J053 and J102 Interconnection Diagram	
FO-305	Radar Interface Panel Connectors J054 and J071 Interconnection Diagram	
FO-306	Radar Interface Panel Connectors J055 and J070 Interconnection Diagram	
FO-307	Radar Interface Panel Connector J057 Interconnection Diagram	
FO-308	Radar Interface Panel Connectors J062 and J028 Interconnection Diagram	
FO-309	Radar Interface Panel Connector J065 Interconnection Diagram	
FO-310	Radar Interface Panel Connectors J066 and J094 Interconnection Diagram	
FO-311	Radar Interface Panel Connector J069 Interconnection Diagram	
FO-312	Radar Interface Panel Connectors J072 and J012 Interconnection Diagram	
FO-313	Radar Interface Panel Connector J073 Interconnection Diagram	
FO-314	Radar Interface Panel Connectors J074 and J040 Interconnection Diagram	
FO-315	Radar Interface Panel Connector J076 Interconnection Diagram	
FO-316	Radar Interface Panel Connector J077 Interconnection Diagram	
FO-317	Radar Interface Panel Connector J079 Interconnection Diagram	
FO-318	Radar Interface Panel Connector J080 Interconnection Diagram	
FO-319	Radar Interface Panel Connector J082 Interconnection Diagram	
FO-320	Radar Interface Panel Connector J085 Interconnection Diagram	
FO-321	Radar Interface Panel Connector J090 Interconnection Diagram	
FO-322	Radar Interface Panel Connectors J093 and J077 Interconnection Diagram	
FO-323	Radar Interface Panel Connectors J095 and J065 Interconnection Diagram	
FO-324	Radar Interface Panel Connector J098 Interconnection Diagram	
FO-325	Radar Interface Panel Connectors J099 and J106 Interconnection Diagram	
FO-326	Radar Interface Panel Connectors J105 and J110 Interconnection Diagram	
FO-327	Radar Interface Panel Connectors J107 and J098 Interconnection Diagram	
FO-328	Radar Interface Panel Connector J109 Interconnection Diagram	
FO-329	Radar Interface Panel Connector J110 Interconnection Diagram	
FO-330	Radar Interface Panel Connectors J111 and J025 Interconnection Diagram	
FO-331	Radar Interface Panel Connector J112 Interconnection Diagram	
FO-332	Radar Interface Panel Connectors J114 and J079 Interconnection Diagram	

LIST OF TABLES

Figure	Title	Page
VOLUME 2 (TM 9-1430-655-20-3-2)		
5-1	Card Location In Logic Diagrams Index	5-5
5-2	Key Signal Lookup Listing	5-39
VOLUME 3 (TM 9-1430-655-20-3-3)		
5-3	Memory Multiplexers Input/Output and Selection	5-601
5-4	RIE/Radar Interface	5-647
5-5	Radar Junction Box Adjustments and Test Point for Trigger/Video and ANP/ACP Data	5-649
5-6	RIE/IFF Interface	5-650
5-7	RIE/Display Console Interface	5-652
5-8	RIE Azimuth Inputs From Radar	5-654
5-9	ADPE/RIE Interface	5-657
5-10	IIU OFR Control Word	5-662
5-11	VDU Control Word	5-663
5-12	ACM Control Word I	5-664
5-13	ACM Control Word 2	5-665
5-14	ITR Status Word	5-667
5-15	TPU Test Word 1	5-668
5-16	TPU Test Word 2	5-669
5-17	TPU Test Word 3	5-670
5-18	BITE Control Register Word	5-671
5-19	BITE Stop Control Word	5-672
5-20	RIE Target Report Word 1	5-673
5-21	RIE Target Report Word 2	5-674
5-22	RIE Target Report Word 3	5-675
5-23	RIE Target Report Word 4	5-676
5-24	Monitor OFR Codes	5-677
5-25	Monitor OFR Word Formats	5-679
5-26	DC/DC Converter (Type II) Output Characteristics	5-750
5-27	DC/DC Converter (Type IV) Output Characteristics	5-750
5-28	Series Regulator Card Input and Output Characteristics	5-751
5-29	Variable Lamp Supply Output Characteristics	5-751
5-30	DC/DC Converter (Type I) Output Characteristics	5-752
5-31	DC/DC Converter (Type II) Output Characteristics	5-752
VOLUME 4 (TM 9-1430-655-20-3-4)		
5-37	Video Processor Unit 1IAAIA5, Circuit Card Location	5-757
5-38	Card Pin to Test Point Correlation	5-772
VOLUME 5 (TM 9-1430-655-20-3-5)		
5-39	Radar Integration Unit 1A1AIA4, Circuit Card Location	5-777
5-40	Card Pin Card to Test Point Correlation	5-786

LIST OF TABLES-Continued

Figure	Title	Page
VOLUME 6 (TM 9-1430-655-20-3-6)		
5-40.1	Single Port 16K Memory Unit 1A1A1A7, Circuit Card Location.....	5-791
5-41	Video Simulator Unit 1A1A1A3, Circuit Card Location.....	5-793
5-42	Card Pin to Test Point Correlation.....	5-799

LIST OF EFFECTIVE PAGES

Insert latest change pages, dispose of superseded pages in accordance with applicable regulations.

NOTE: On a changed page, the portion of the text affected by the changes is indicated by a vertical line in the outer margins of the page.

Dates of issue for original and change pages are:

Original0 10Jul 84
 Change1 25 Oct 90
 Change2 24 Jun 91

TOTAL NUMBER OS PAGES IN THIS PUBLICATION IS 578, CONSISTING OF THE FOLLOWING:

Page No	*Change No	Page No	*Change No	Page No	*Change No.
A	2	5-156	0	5-449	2
B Blank	2	5-157-5-159	2	5-450-5-472	0
i-xiv	1	5-160	0	5-473	2
5-1-5-4	1	5-161	2	5-474	0
5-5	2	5-162 - 5-176	0	5-475	2
5-6-5-7	0	5-177	2	5-476-5-477	0
5-8-5-9	2	5-178-5-325	0	5-478-5-480	2
5-10	0	5-326	2	5-481-5-495	0
5-11-5-12	2	5-327-5-329	0	5-496	2
5-13	0	5-330-5-333	2	5-497-5-498	0
5-14-5-16	2	5-334	0	5-499-5-500	2
5-17-5-37	0	5-335-5-338	2	5-501	0
5-38	1	5-339-5-341	0	5-502-5-503	2
5-39	2	5-342-5-345	2	5-504	1
5-40-5-50	1	5-346-5-347	0	5-505	2
5-51-5-92	0	5-348	2	5-506	0
5-93	2	5-349-5-370	0	5-507	2
5-94-5-99	0	5-371-5-372	2	5-508	0
5-100-501	2	5-373-5-435	0	5-509-5-512	2
5-102-5-144	0	5-436	2	5-513-5-563	0
5-145-5-146	2	5-437-5-439	0	5-564 Blank	0
5-147-5-151	0	5-440	2		
5-152-5-155	2	5-441-5-448	0		

*Zero in this column indicates an original page.

Change 2 A/(B blank)

CHAPTER 5 RADAR INTERFACE EQUIPMENT EXPANDED TROUBLESHOOTING

Section I. INTRODUCTION

5-1. Scope. The expanded troubleshooting part of TM 9-1430-655-20-3 of Radar Interface Equipment (RIE) Maintenance for Guided Missile Air Defense System AN/TSQ-73 is contained in volumes 2 through 7. It provides supplemental information for the use and guidance of advanced personnel responsible for repair of the RIE beyond the scope of organizational maintenance covered in the basic TM 9-1430-655-20 series of technical manuals.

5-2. Expanded Troubleshooting Concept. Expanded troubleshooting is required when existing fault isolation procedures in the basic manuals fail to isolate and correct a malfunction. The troubleshooting covered in this manual is based on the use of existing onsite equipment (tapes, tools, test equipment, spare parts, and publications). Isolation of malfunctions is based on the fault analysis of normal system operating conditions and the use of built-in maintenance and diagnostic (M&D) software programs.

5-3. Troubleshooting Aids. Volume 2, TM 9-1430-655-20-3-2, contains the circuit card locations in logic diagrams index and the key signal lookup listing. Volume 3, TM 9-1430-655-20-3-3, contains overall functional descriptions, detailed descriptions, and the related functional block diagrams. Reference to the applicable logic diagram number is made in each detailed description paragraph. Power distribution diagrams, cabling diagrams, and front-panel schematic diagrams are also supplied in volume 7. Volumes 4 through 6 contain the logic diagrams for the functional systems of the RIE. The TM numbers and content are:

TM 9-1430-655-20-3-4	Video Processor Unit 1 and 2
TM 9-1430-655-20-3-5	Radar Integration Unit 1 and 2
TM 9-1430-655-20-3-6	16K Memory Unit, Video Simulator Unit
TM 9-1430-655-20-3-7	RIE Front Panel, Power Distribution, Interconnect Diagrams

Logic diagrams for the Radar Simulator Unit are functionally located for circuit analysis throughout volumes 4 through 6.

a. Input/Output Tables. Input and output tables are provided, as applicable, for each figure and sheet to enable easy access to signals referenced to other diagrams.

b. Input/Output Symbols. Symbols used on diagrams to indicate input and output signals include the following:



Indicates input from another figure.



Indicates input from the same figure.



Indicates output to another figure.



Indicates output to the same figure.



Indicates output to the same and another figure.

c. Equipment Interface. The troubleshooting diagrams may reference inputs and outputs interfacing between other pieces of equipment. When a notation shows that external equipment is involved, it is assumed that the user will refer to the applicable troubleshooting information provided for that equipment.

d. Logic Symbols. Logic symbols depend on card types. For discrete circuit cards containing conventional integrated circuits, conventional logic symbols are used. These symbols are used independently, with card locations and card pin numbers notated with the symbol. For analog circuits, circuit card details are provided only to functional level.

5-4. Physical Description (fig. 5-1). The RIE includes all the electronic components in electrical equipment rack 1, a panel located adjacent to rack I and a radar junction box located external to the electrical equipment shelter. (The radar junction box is not physically or functionally covered in this manual.) The RIE consists of RIE I panel 1A1A4, RIE II panel 1A1A1A1, radar integration unit (RIU) 1A1A1A4, video processor unit (VPU) 1A1A1A5, single-port 16K memory unit 1A1A1A7, connector assembly 1A1A1A8, dc/dc converters 1A1A1PS1 thru 1A1A1PS10, dc/dc converter 1A1A1A7PS1, radar interface panel 1A1A5, radar simulator panel 1A1A1A2 and video simulator unit (VSU) 1A1A1A3.




Figure 5-1. Radar Interface Equipment Major Units and Assemblies